Control flow
RISC-V compares registers as part of a branch. There is no condition-code register and usually no separate cmp instruction.
Press ← or → to navigate between chapters
Press S or / to search in the book
Press ? to show this help
Press Esc to hide this help
RISC-V compares registers as part of a branch. There is no condition-code register and usually no separate cmp instruction.